

REFERENCE

## **CMS-CE-ES-0004**

Date: 2020-03-09

## Working document on Specification

# **HGCROC3**

ABSTRACT:

This document is a working document to detail the specification for the HGCROC3.

- Description not differing from the HGCROC2 is in blue.
- New description for HGCROC3 is in black
- Think unclear or in process of change are in red



DOCUMENT SENT FOR INFORMATION TO:

**This document is uncontrolled when printed. Check the EDMS to verify that this is the correct version before use.** 





Page 2 of 58

Available to the CMS HGCal Community for internal use only. Not for distribution outside of the community.



**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 3 of 58

HISTORY OF CHANGES





3

4

REFERENCE EDMS NO. REV. VALIDITY

**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 4 of 58

## TABLE OF CONTENTS





Page 5 of 58





Page 6 of 58

## <span id="page-5-0"></span>**1. 1. HGCROC3: architectural overview**

56 57

58

55

### The general block diagram for HGCROC3 is shown in Figure 1.

 $P$  hase  $C$   $lk$   $40M$ PLL Fast commands Shifter  $\mathop{\rm L{1}}$ comm.port BxRst < Clock and control path Readout path  $72x$  $L1$  ${\tt decoding}$ SH<sub></sub> ADC  $\overline{H}$  $L1$  $\overline{1}$ triggered M Latency  $\, {\rm H}$  $\mathbf{I}$  ${\bf D}$ ata TO T TO<sub>T</sub> event M  $read\circ ut$ A C ircular encoding  $\frac{M}{M}$ manager manager F IF O N **Buffer**  $2x$  D ata TO A link DAQ path Digital Trigger 7 bits Charge<br>Linearization Σ Truncation readout  $C$  ompression manager  $(4 or 9)$ Trigger path 4x Trigge: er channel 16x/8x trigger cell unit link **DAC** Bandgap Slow control Calibration To T/To A V oltage comm.port injection thresholds  $R$  e ferences Slow control path

59

#### 60 Figure 1: The block diagram for the HGCROC3 ASIC

61 62 63 64 65 66 Most of the blocks and functionality of V2 remains unchanged for V3. The main changes are regarding the digital processing of the DAQ path like the L1 triggered event FIFO, the hamming coding and encoding. For simplicity, the Circular Buffer in the figure above will be called RAM1 and the L1 triggered event FIFO will be called RAM2. Every Control and Command's Modules will be triplicated with TMRG tool. Data encoded inside RAM1 and RAM2 with Hamming. The chip handles  $72$  channels  $+4$  channels for common mode subtraction + 2 special calibration channels.

68 69 70 71 The figure below shows how the charge measurement is provided: in the preamplifier's linear region, the charge is given by the ADC, typically up to 100 MIP. When the preamplifier saturates, the Time-Over-Threshold (TOT) is used to give the charge. The figure below shows how ADC and TOT data combine to give the charge information.

72

67



<span id="page-5-1"></span>73 Figure 2: Graphical representation of the individual ADC and TOT charge components.



Page 7 of 58

74 75 As the LSB are not equal for "ADC range" and "TOT range", a linearization step is needed in the trigger path: in the non-linear region of the TOT, a plateau value is applied as shown in the figure below.

76



- <span id="page-6-1"></span>77 Figure 3: Graphical representation of how the ADC and TOT charge components combine in the TP.
- 78 *1.1. Analog front-end*
- 79 80

<span id="page-6-0"></span>The front-end may be divided in three main sub-parts:

- 81 82 83 84 85 86 87 88 The preamplifier which converts the input charge coming from the silicon diode to an output voltage. It must provide the first amplification of the signal with the best noise performance. In the linear part of the amplifier, the feedback capacitors and feedback resistors provide the gain and the shape of the output signal which is send to the shaper. From the saturation and above, the feedback discriminator triggers and provides the charge measurement by using the "Time Over Threshold" technique (TOT). Another discriminator allows to give the timing information. The preamplifier can be calibrated by injecting a voltage step through two channel-wise selectable capacitors (0.5pF and 8pF).
- 89 90 91 The shaper part is composed of three stages: a Sallen-Key filter, a  $RC<sup>2</sup>$  filter and a unity gain amplifier to drive the ADC. The shaping time can be adjusted over +/- 20% to compensate for process variations and ensure out of time pileup below 20%.
- 92 93 The two discriminators providing the TOT and TOA (Time of Arrival) pulses, each one sent to a dedicated TDC.



Page 8 of 58



96 In order to accommodate the C4 bump bonding pattern, the layout was done in order to fit in 120  $\mu$ m

97 height and avoid sensitive analog electronics below the bumps. Four channels fit between two rows of pads

98 and the slow control, common to 4 channels, is placed below the pads.

99



100 101 102 In addition to the 72 readout channels, there are 4 channels for common mode subtraction and 2 channels for MIP calibration. The common mode channels are similar to the regular channels except they stop at the ADC (there are not TDCs). They do not enter the trigger path but are read out in the data path.

103 In the following sections, more details are given for each block.

#### 104 *1.1.1* 1.1.1. Preamplifier

- 105 The preamplifier is DC coupled to the input and provides three outputs:
	- Outpa connected to the **shaper** and the **TOT discriminator**. Its DC operating point is the same than the preamplifier input (160 - 200 mV).
		- outCf\_pa connected by default to the **TOA discriminator**. Its DC operating point is around outpa + Vgs (~ 500 mV).

110 111 A 8b-DAC is connected to the preamplifier input to absorb the leakage current coming from the sensor. More on this below.

112 The purpose of the preamplifier is to convert the input charge to a voltage output with the best

113 signal-to-noise ratio and a gain adapted to the MIP signal. It must also provide a "short" signal duration to



Page 9 of 58

114 mitigate the Out-of-Time pileup effect at the shaper output. To meet all these requirements, the gain and

115 the time constant must be adjustable **(these parameters are global, not channel-wise)**. In the table below,

116 all the possibilities are described:



117

- 118 119 The following plot shows the preamplifier response to a 10 fC input charge for different choice of gain. The feedback resistor is adjusted so that the Rf\*Cf product is constant and so the "duration" of the signal. As can
- 120 be seen in Fig. 4, an undershoot appears for the highest preamp gain.

121

122



Figure 4 Preamplifier response to a 10 fC input charge for different choice of gain.

- 123 Changes in HGCROC3:
- 124 Remove unused timing part to increase the speed and the phase margin
- 125 1. Remove the common source transistor and resistor
- 126 2. Remove the current source to save 200 uA
- 127 3. The decoupling capacitors are used to filter vbi\_pa (already in V2)
- 128 4. The level shifter for negative pulses is kept but not used
- 129 Minimum transistor size is M16 7/0.13 (negative polarity switch).



130

Page 10 of 58



#### <span id="page-9-0"></span>131 1.1.2. Input DAC (leakage current compensation)

132 133 134 The parallel noise can be reduced by sqrt2 by filtering the current mirror. A 10 pF is taken from vbi\_pa to vb inputdac to filter the noise. The maximum leakage compensation is increased from 10 uA to 50 uA. The DAC is raised from 5 bits to 8 bits by adding a low noise DAC for 5, 10 and 20 uA made with resistors.

- 1- Replace all 60/0.13 CMOS switches by 3/0.13 NMOS to reduce leakage
- 2- Replace 50/0.5um current mirror for leakage current inversion by 5/0.5 to reduce capacitance on input
- 3- Removes 3/0.15 NMOS cascodes
	- 4- Add 3 bits connected to respectively 50k, 100k and 200k to vdd\_dac
		- 5- The dac polarity is now common to all channels

142 143 144 The figure of the new architecture is shown below. The main changes are the 10pF to filter the noise from the master current source, and the 3 resistors to achieve better noise performance at higher leakage current as shown in simulations below.

145 146





Page 11 of 58



150 151 The figure above shows the total noise (series and parallel) with 47pF sensor capacitance as a function of the leakage current. The figure below shows the leakage noise contribution itself.

152



- 153 154 155 The leakage noise in HGCROC-v2 is higher than the blue curve Rdac=0 above: by filtering the input DAC with the 10pF, it follows the N=2 curve. By adding the R-based 3-bits DAC, the leakage noise does not follow the N=2 shape over the full leakage current range but is lowered in-between N=2 and N=1 shapes.
- 156 157

- New measurements are requested: noise w.r.t. the sensor capacitance with all ADC ON, 1 ADC ON, pure analog
- Further simulations: larger resistor to improve the leakage noise performance, in particular around the 5 to 15 uA range.
- 162 In the table below, all the parameters concerning the preamplifier are described.

149



Page 12 of 58

## *Preamplifier parameters*



164

167

165 166 The two following plots show respectively the preamp gain as a function of the feedback capacitor (with feedback R adjusted so that R\*C is constant) and the nominal feedback resistor value for a given Cf value.



168 169 170 As the MIP value is depending on the sensor thickness and the irradiation, the preamplifier gain must be programmable in order to adjust the ADC range to 100 MIPs. The table below summarises the gain specifications.



Page 13 of 58

171



#### 172 The table below gives the nominal Cf and Rf values for a given ADC range.



173

174 175 176 177 The preamp gain settings showed above are typical to get the specified ADC range, but since the feedback capacitors can be set from 50 fF to 750 fF and more and the feedback resistor from 11.7K to 100K, there are more possible combinations reaching the specifications. **The Annexe B describes all the combinations of Rf and Cf (TBD, for now cf V2 datasheet).**

178 179 Since the preamplifier converts an input charge to an output voltage, its behaviour over the entire charge dynamic must be well known and characterized. That can be divided in three steps:

- 180 181 182 The linear mode: the preamplifier provides an output amplitude proportional to the input charge. It is able to provide linear amplitude over ~300mV dynamic range  $\overline{a}$  (see red curves in the following plot). The ADC is used to measure the charge in this region which is named ADC range.
- 183 184 185 186 187 188 The non-linear mode: this mode occurs in-between the linear and the saturated modes when the preamplifier is no longer linear but not still fully saturated. It is in this region that the TOT threshold has to be set in order to optimize the ADC range linearity. The preamplifier non-linear mode leads to the non-linearity of the TOT in the beginning of the TOT range, but the pile-up limitation is expected to be the best in this region (see violet and blue curves in the following plot and red curves in the next). The non-linear mode occurs for an output amplitude between 500 and 600mV.
- 189 190 191 192 The saturated mode: it occurs for an output amplitude above 600mV (see yellow and greens curves in following plot). In this region, the preamplifier pulse width is proportional to the input charge and so well suited to use the Time-over-Threshold technics. The drawback is the undershoot of the preamplifier signal leading to incorrect charge measurement in the next bunch crossing. The

<sup>&</sup>lt;sup>1</sup> The linear dynamic range is limited to 300mV because the first stage of the preamplifier is composed of four serial transistors needed to get a large open loop gain (90dB) what implies the first stage output amplitude is limited by a cascode transistor's  $V_{DS}$  -  $V_{DS_{SAT}}$  voltage.



Page 14 of 58

193 194 undershoot is due to the fact that in saturation the preamplifier is in open loop and consequently slower to recover its normal behaviour.

195



196



- 198 *1.1.1* 1.1.3. Shapers
- 199 The shaper is divided in three stages:
- 200 201 ● A Sallen-Key (S-K) shaper, gain 2
	- A RC² shaper, gain 2



Page 15 of 58

#### 202 Then a buffer to drive the ADC

203 204 205 206 207 208 It is a 4<sup>th</sup> order RC shaper with the peaking time typically set around 23ns (shaping time  $\sim$  5ns). The purpose is to optimize the signal-to-noise ratio and use the full available dynamic range ( $\sim$  1 V). The signal must be short enough to keep the signal below 20% after 25ns (for the next bunch crossing, to limit the out of time pileup). As the gain and the decay time are given by the preamplifier feedback, the shaper has to ensure the optimal shaping time, between 20 and 25 ns. The shaping time is adjustable over 2 bits to mitigate process variations.

209 210 211 212 The user has to set the inv vref and noinv vref 10b-DACs to globally set the DC levels of respectively the inverter and non inverter shapers, and so set the ADC pedestal. These 10b-DACs have typically 1mV LSB. In order to reduce the dispersion per channel, the user can play with a channel-wise trimming 5b-DAC: these 5b-DAC have typically 2 mV LSB.

- 213 • The inverter shaper output's DC level is equal to  $3*(inv\_vref < 9:0> - trim\_dac < 4:0> - 2*V_{in,2}$
- 214 • The non\_inverter shaper output's DC level is equal to  $2*V_{\text{inna}}$  – noinv\_vref<9:0>
- 215 • With  $V_{\text{inpa}}$  the preamplifier input's DC level ( $\approx$  200 mV).
- 216 ● The ADC converts the differential voltage (SH\_noinv – SH\_inv).

#### <span id="page-14-0"></span>217 1.1.3.1. Optimisation of the « ADC range »

218 219 220 221 We will introduce a simple circuit to automatically find out the best combination. The principle is to force one of the ADC input to 0.6V, perform a scan of the Vref DAC of the other branch and set it to the value giving the code 256 (266 in fact to have some margin), and then redo the same operation but for the other branch. By construction, this way will optimize the pedestal as well as the dynamic range.

223 224 The channel-wise pedestal trimming DAC will be raised from 5b to 6b to better improve the channel-to-channel uniformity.

225 226

222

### *Shaper parameters*





Page 16 of 58



227

228 229 230 231 The following plot shows the non-inverted shaper output. The red curves correspond to the signal in the ADC range. The violet and blue curves show the response to small "TOT charges". It can be noticed the duration of the signals. Whether it remains 20% of signal in BX+1 in the ADC range (preamplifier linear mode), in the preamplifier non-linear mode, it remains less than 5%.

232



233 234 235 The following plot shows the non-inverted shaper output in TOT range. This TOT range is using the non-linear mode (red curves) and the saturated mode of the preamplifier (yellow and green curves). It can be noticed the undershoot in the saturated region limiting the pile-up efficiency.



236

**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 17 of 58



237

238 239 240 The next figure presents the Equivalent Noise Charge (ENC) as a function of the detector capacitance. It may be noticed the lower performance in the low gain mode where the contribution of the parallel noise is more visible.



242







**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 18 of 58

#### <span id="page-17-0"></span>245 1.1.4. Discriminators

246 There are two discriminators per channel, one for the TOT measurement, the other for the TOA.

247 248 249 250 251 The TOT discriminator is connected to the outpa output of the preamplifier  $(160 - 200 \text{ mV})$ . The TOA discriminator is connected to the outCf\_pa output of the preamplifier ( $\sim$  500 mV). Two global 10b-DACs allow the user to adjust the thresholds of the discriminators and two local trimming 5b-DACs allow to reduce the dispersion per channel. The 10b-DAC have typically 1 mV LSB, the trimming 5b-DAC have typically 0.5 mV LSB.

- 252 ● Toa\_Threshold = Toa\_vref<9:0> - Trim\_dac\_toa<4:0>
	- Tot Threshold = Tot vref<9:0> Trim\_dac\_tot<4:0>

254 255 256 There are two external trigger inputs available; typically, in the case when the user wants to calibrate the TOT and TOA, he can send a trigger for the TOA discriminator and the other for the TOT discriminator. He can also send a trigger for a channel, and the other for a neighbouring channel.

257 The two discriminators outputs can be masked per channel as well.

258 259 The following figures shows the principle of the external trigger usage. The Trig1/2 are without effect when they are tied to 0. To send a trigger to a chosen channel, all the others must be masked.

#### 260 Pull-down resistors are put on the Trig1/2 ports (comparing to V2 where this was not done).

261

253



262 263 264 265 Regarding the TOT discriminator, when it is triggered (output at 0), it enables a constant current source which discharges the preamplifier so that the duration of the preamp signal is proportional to the input charge. This current source can be adjusted over 6 bits in order to adjust the width of the TOT (nominal specification is 200ns for 10 pC).

- 266 The two discriminators outputs can be probed and looked at on a scope.
- 267

### *Discriminators parameters*





Page 19 of 58



268

272

269 270 The following figure shows the TOT duration at 5 pC injected charge as a function of the constant current itot. (the specification gives 100ns TOT at 5pC)

#### 271 Clarify/update plots for HGCROC3 if needed



273 The following figure shows the duration of the "TOT dead time" expressed in Bunch Crossing count, namely

274 275 the duration from the end of the TOT pulse up to the moment where the ADC gets the pedestal back. (to be noticed that itot=0 corresponds to the very first design)



**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 20 of 58



277 The two next figures give respectively the jitter and time walk curve as a function of the input charge.

278

279





Page 21 of 58



282

283

### <span id="page-20-0"></span>284 *1.2. Mixed-signal blocks*

### <span id="page-20-1"></span>285 1.2.1. 10bits ADC and Align Buffer

286 287 The HGCROC3 contains a 10b SAR ADC, designed by AGH in Krakow. The ADC's vrefm reference voltage is tied to ground.

288



289 290 291 The 10 bits data provided by the ADC are sent to an Align Buffer to align them to the TOT and TOA data. Indeed, the TDCs providing the TOT measurement introduce a latency due to the duration of the TOT itself (this latency is tuneable in the TDCs). The ADC + Align Buffer have a fixed latency of 11 bunch crossings:



**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 22 of 58

292 293 sampling at BC=1, ADC data available at BC=2, data at the Align Buffer outputs at BC=11 (see next chronogram).



295

296

## *ADC parameters*



297

298 299 The user can choose to force ADC data to 0 when the TOT pulse is at 1 (Clr\_ADC="1"), otherwise it **provides the actual ADC values.**

300 301 As after a TOT the shaper returns to the pedestal after a given time, the user can also choose to force ADC **data to 0 for two next bunch crossing after the end of the TOT pulse (Clr\_ShaperTail="1").**

302 303 The following plot shows the linearity and the INL expressed in % of the ADC range in the default parameters setting.



Page 23 of 58



305

306

#### <span id="page-22-0"></span>307 1.2.2. TOT and TOA TDCs

308 309 One TDC block handles the TOA and TOT measurements. It was designed by the CEA IRFU group in Saclay. The two following tables give the specifications respectively for the TOA and the TOT.

310



311



**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 24 of 58



- 313
- 314
- 315 The schematic below gives an overview of the TDC circuitry.





317

- 318 319 More detailed explanations about circuit, functionality and configuration can be found in dedicated documentation:
- 320 321 - **HGCROC\_TOA\_TOT\_PLL\_SPECIFICATIONS.pdf** describing the specifications of all parts designed by IRFU
- 322 **TO BE INCLUDED HERE**
- 323
- 324 The following plot shows the digitized TOA time walk of HGCROC2.



Page 25 of 58







327



328

<span id="page-24-0"></span>





Page 26 of 58



332

#### 333 HGCROC2 integrates 72 channels to readout

- 334 192 channels sensor with a 64-ch configuration
- 335 - 432 channels sensor with a 72-ch configuration

336 337

### ADD RAM2 to this scheme





## **CMS-CE-ES-0004 2133542 1. 5 DRAFT**

Page 27 of 58

#### <span id="page-26-0"></span>340 1.3.1. Data path

- 341 Following the Latency Manager block, the 3 pieces of channel information (ADC, TOT and TOA) are fed into
- 342 the data path. The ADC values in the data path are without pedestal subtraction.
- 343 Common mode channels provide only the ADC data.
- 344 The figure below describes the functionality of the data path.
- 345

### 346

347

ADD RAM2 to this scheme



### 348

349 350 The figure below shows the AlignBuffer part of the DAQ path. By slow control, the user can force to send in RAM1 a programmed ADC value. Otherwise, the raw ADC data is always sent to the RAM1.

351 352



353 The figure below shows the chronogram of the AlignBuffer when EnAdcMask and Clr\_SS\_Tail = 0.



358

361

- <span id="page-27-0"></span>359 1.3.1.1. TOT compression
- 360 The TOT data are compressed from 12 bits to 10 bits. This operation is done in the digital block.



- <span id="page-27-1"></span>362 1.3.1.2. Data Path Content
- 363 The 30 bits of the Data Path content is shown in table Table 1.
- 364



- 366 Table 1: The Data Content
- 367 368 369 The old confused "calibration mode" is renamed "characterization mode", it is set by slow control. The specificity of this mode is to have ADC, TOA, TOT of the same event and TOT in 12 bits. It is dedicated for characterization and debugging.
- 370 Two flags are added to the 30 bits in order to remove some ambiguities which can occurs in the data path:
- 371 372 1. TOT-In-Progress, Tp, (applicable for lines 1 and 2 and 4 of the table): A TOT occurred in a previous BX and the ADC value can be "corrupted" (saturation or undershoot)
- 373 374 2. TOT-Complete, Tc, (applicable in lines 3 and 4 of the table): the second 10 bits packet corresponds to TOT, not ADC.



**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 29 of 58

### Note : The ADC values in the data path are without pedestal subtraction. **Tc and Tp Interpretation:** ● 0b00 : The TOT is not in operation (not busy), normal behaviour with ADC data (TOT filled with 0) ● 0b01 : The TOT is busy (integration or undershoot), Tp highlights the fact that provided ADC correspond to saturation (during integration) or undershoot (TOT filled with 0) ● 0b10 : should not appear => we only output value when TOT is busy ● 0b11 : The TOT value is output, normal behaviour with TOT data (ADC value is between saturation and undershoot) 1.3.1.3. Frame Description

<span id="page-28-0"></span>

- ● Bx#: Value of BC on 12 bits.
- ● Event#: Value of EC on 6 bits, to detect if a L1 trigger was sent but related data wasn't saved (RAM2 full)
- ● Orbit#: Value of Orbit Counter OB on 3 bits.
- ● H1: Error during hamming decoding in Header.
- ● H2: Error during hamming decoding in CM to CH17 (1st Quarter).
- ● H3: Error during hamming decoding in Calib to CH35 (2nd Quarter).
- The Calib channel's data content is the same than a normal channel.
- The common mode channels' data content is as per below:
- 



- The packet integrity is checked by the CRC (Cyclic Redundancy Check) on 32 bits data width.
- The polynomial to apply is 0x04C11DB7:

400 
$$
X^{32}+X^{26}+X^{23}+X^{22}+X^{16}+X^{12}+X^{11}+X^{10}+X^8+X^7+X^5+X^4+X^2+X+1
$$

 One IDLE is attached at the end of the frame.



REFERENCE EDMS NO. REV. VALIDITY **CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 30 of 58

402 403 An idle packet is continuously sent out when no L1 trigger is activated. This Idle packet is configurable by slow control, the default idle word is CCCCCCC.

404

#### <span id="page-29-0"></span>405 *1.2.1* 1.3.2. Trigger path

406 The data processing for the trigger path is composed as per below:

- 407 Charge linearization over ADC/TOT range
- 408 ● Sum of 4 or 9 channels depending on the sensor
- 409 ● Charge compression to fit the bandwidth

#### 410 The figure below shows the AlignBuffer scheme.

411 412 By slow control, the user can choose to force ADC to 0 when TOT pulse = 1 and/or three more BX (for the undershoot). Then the pedestal subtraction is achieved. By slow control, the user can force to send a

413 programmed ADC value (global parameter).

- 414 415
- Cir SS Tail Tp<br>generation AlignAdcln\_2-Tot in progress Auto-0 **DiscriTot** Fill SelExtData ExtData **EnAdcMask** AlignAdcTriggerOut **Shift Reg** (7 stages of 10 bits) AlignAdcIn **Shift Reg** AlignA 2 Stages Clk Adc\_Pedestal **Sel RisingEdgeOut SelExtData** ExtDate Align Adc Dag Out Shift Reg<br>(7 stages of 10 bits)
- <span id="page-29-1"></span>416 1.3.2.1. Disabling channel
- 417 418 By slow control, ADC and TOT data can be forced to 0 per channel. This is made in the digital block after the AlignBuffer.
- <span id="page-29-2"></span>419 1.3.2.2. Trigger path content

420 421 Following the AlignBuffer block, the 2 pieces of channel information (ADC and TOT) are fed into the trigger path. There follows a Charge Linearization block and a summing block to create Trigger Sum cells.

- 422
- <span id="page-29-3"></span>423 1.3.2.3. Charge Linearization Block

424 425 The Charge linearization block treats the ADC and TOT charge in different ways. The two paths are shown below. It is a scheme of principle as actually the pedestal subtraction is made in the AlignBuffer.



427

**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 31 of 58



- 428 Figure: Charge Linearization Block
- <span id="page-30-0"></span>429 1.3.2.4. ADC Charge Processing
- 430 Referring to figure above, the ADC charge processing has 2 main steps
- 431



432

433 Note:

434 435 The constants are to be measured during a calibration phase and loaded via slow control. ADC\_Pedestal is a dc offset per channel and ADC\_TH is used for a noise cut.

436

<span id="page-30-1"></span>437 1.3.2.5. TOT Charge Processing & Selection of ADC value or TOT.

438 The TOT charge processing and selection has 4 main steps.





Page 32 of 58



440

441

#### 442 Notes:

443 444 TOT\_pedestal, TOT\_threshold and Multiplication factor are parameters to be measured during a calibration phase and reloaded via slow control.

- 445 TOT0 is a 12 bit value obtained from the TOT block.
- 446 TOT pedestal, defines the TOT linear fit offset.
- 447 TOT threshold defines the lower limit of the TOT linear part
- 448 Multiplication factor = Ratio between the TOT and the ADC LSB
- 449

450 Finally there is the selection between charge from the ADC or TOT.

451

452 453 The value of the Multiplication factor allows to linearize the ADC range and the TOT range; it is coded over 5 bits in order to cope with the three typical gains:

- 454 31 for the 80fC ADC range
- 455 - 15.6 for the 160fC ADC range
- 456 - 7.8 for the 320fC ADC range
- 457 (The default slow control value is 25 for a theoretical 100fC ADC range.)
- <span id="page-31-0"></span>458 1.3.3. Trigger Cell Sums
- 459 The user can define the chip to sum charge in groups or 4 or 9 channels to obtain trigger sums.
- 460 The selection between the sum by 4 (TC4) or 9 (TC9) is done by the ASIC parameter "SelTC4".



Page 33 of 58



\* "orange" channels only when sum of 9 channels

463 Figure 5: Channel Mapping for Trigger Sums

464 465 466 467 468 The sum by 4 gives 19b (12 TOT \* 5b MultFactor) and sum by 9 gives 21 bits. We are using the encoding over 7 bits with 4 bits for the position of the MSB + 3 bits to give the 3 next bits after the MSB, which implies a maximum number of bit of 18. Consequently for the sum by 4, the LSB is removed; for the sum by 9, the three LSB are removed. We now have sum words over 18 bits and the encoding follows this logic:

$$
8 \qquad \qquad - \qquad \text{If } \text{Qin} = \text{&} 7 \text{ } \square \text{ Position} = 0, \text{ bits} = \text{b2 b1 b0}
$$

$$
469 \qquad \qquad - \qquad \text{Else if } \text{Qin MSB} \text{ @ } 1 \text{ is } \text{bn } \square \text{ Pos} = \text{n-2, bits} = \text{b}[n-1:n-3]
$$

470 471 And so the decoding can be described as per below.





**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 34 of 58

- <span id="page-33-0"></span>473 1.3.3.1. Frame description
- 474 The data transmission is MSB first.
- 475 The sum by 4 or 9 is set by slow control.
- 476 The Calibration and common mode channels are not in Trigger data.
- 477
- 478 The figure below shows the dataframe for the sum by 4.
- 479



- 480
- 481
- 
- 482
- 483 The figure below shows the dataframe for the sum by 9.
- 484

485



486 The table below gives an overview of the trigger path output format.



**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 35 of 58



488

487



#### 489 The content of the trigger data is depending on the SelTC4 setting.



491 H is always a 4-bit "1010" except at the first bunch crossing (BXCpt=0) where it is "1001".



Page 36 of 58

#### <span id="page-35-0"></span>493 *1.2.2* 1.3.4. Digital parameters

494 The table below gives all the parameters of the digital block for the data and trigger paths, thus there are

495 two of them in the chip as there are two digital blocks for the both sides of the chip.





497 498 SelTCA, namely Select Trigger Cell of 4 channels, allows the user to select the sum mode: set to 1 to sum 4 channels, otherwise sum by 9.

499



500

### <span id="page-35-1"></span>501 *1.2.3* 1.3.5. Description of the operating modes of the chip

502 503 The hard reset pin ReHb (CMOS input, active low) reset all the chip: PLL, FastCommand block, I2C block, all the FSM, all the counters, all the D-FlipFlops, but not the slow-control parameters.

- 504 505 The hard reset pin ReSb (CMOS input, active low) reset only the slow-control parameters to their default values.
- <span id="page-35-2"></span>506 *1.1* 1.3.5.1. Start-up sequence
- 507 This section describes the start-up sequence of HGCROC-v3 chip.



Page 37 of 58



- 509 510 When the chip is powering on, the Power-On-Reset (POR) block applies a reset (ReHb). The POR block can be disabled by a pin (Power-On disable).
- 511 512 By default, the slow-control parameter RUN is set to 0.
	- $\bullet$  RUN = 0  $\rightarrow$  SLEEP mode, StartUp\_Ok = 0
	- FastCommand, I2C, PLL, SerDes ON
	- Low Power mode ON
		- IDLE pattern in Trigger and DAQ paths
- 516 ○ RAM1 writing disabled
	- $RUN = 1 \rightarrow RUN mode$ , StartUp\_Ok = 1
		- FastCommand, I2C, PLL, SerDes ON
- 519 ○ Low Power mode OFF
	- DAQ and Trigger paths: normal operation mode
- 521 ○ RAM1 writing enabled
- 523 524 525 Low Power mode disables the analog part of the chip: preamplifier, shaper, discriminators. But since the PLL is ON, the ADC, TDC, AlignBuffer will be ON.
- 526 527 We will need to be able to synchronously reset some blocks (e.g. the TDC) when the chip enters in RUN *mode. For now, we don't know exactly how to implement this.*
- <span id="page-36-0"></span>528 *1.2* 1.3.5.2. RAM1 to RAM2 operation
- 529 This section describes the operations between RAM1 and RAM2.
- 530 531 When the chip receives a L1A, the data of the event which occured to the current BX minus the programmed L1 latency (typically 12.5 us or 500 BX) is written to the RAM2, EC is incremented.
- 532 533 To be able to handle consecutive L1A, a FIFO will be implemented which will store the address value (current BX - L1 latency).
- 534

513 514 515

517 518

520



### **CMS-CE-ES-0004 2133542 1. 5 DRAFT**

Page 38 of 58

- 535 536 537 What is the time taken to read from RAM1 and write to RAM2 is requested in order to know how much the fifo length has to be
	- Why store BC and OC in RAM1 and not in RAM2?
- <span id="page-37-0"></span>538 *1.3* 1.3.5.3. RAM2 to SerDes State-Machine

539 This section describes the read-out operations from RAM2 to the DAQ links.

540 541 As long as RAM2 is not empty, the chip sends out the data. If RAM2 is empty, the chip sends out the IDLE pattern.

542 543 544 As described in the two figures below, when the chip receives a Link-Reset-ROD-D fast command, it starts the link reset procedure but after the completion of the current data packet. During the link reset procedure, the RAM2 emptying is going on, its emptying is independent of the link resync.



549

<span id="page-37-1"></span>*2.* 1.3.5.4. Definition of the Time Tag Counters

My comments are in red.

- Bunc Crossing counter (BC): [12b], Increment on bx (40MHz) Reset to offset on Chip-Sync, BCR Wrap to 1 if=3564 (plus special 4b header in trig path) [programmable offset, default = 0]. Need clarification, which one of the two following statements is correct?
- 554 555 556 ○ When the chip receives BCR or Chip-Sync, BC is set to programmed value AND special header (0x9) is added to the trigger path at current BX + programmed delay (delay on 12 bits)



### **CMS-CE-ES-0004 2133542 1. 5 DRAFT**

Page 39 of 58

<span id="page-38-0"></span>

578 579 Event Buffer Reset (EBR): Fast Command, reset Event Buffer, ECR, but not OC and BC. Chip must be ready to accept L1A in the next BX. Chip starts to send IDLE.



<span id="page-39-2"></span><span id="page-39-1"></span><span id="page-39-0"></span>1.4.2. I2C

#### 609 The document **HGCROCv2\_configure\_command\_Guide.pdf** details I2C. Include missing info here.

610 I2C protocol is used to access ASIC parameters. Main features are given in the table below:

![](_page_40_Picture_0.jpeg)

Page 41 of 58

611

![](_page_40_Picture_233.jpeg)

612 The I2C circuits of the chip has 8 internal registers whose the use is described in the table below:

613

![](_page_40_Picture_234.jpeg)

614

- 615 To cope with the large number of parameters, extended addressing is used:
- 616 ● 512 sub\_address can be addressed (B15, B14 not used and have to be set to 0)
- 617 ● Each sub\_address has max 32 configuration parameters
- 618 ● Extended addressing realized through 2 direct access registers: R0 and R1

![](_page_40_Figure_15.jpeg)

![](_page_40_Figure_16.jpeg)

![](_page_41_Figure_0.jpeg)

622 To write, set R/W bit to 0 and to read set R/W to 1.

623 For instance, to set a specific 8b word of the chip, the users has to write into the R0 register then R1 register

624 to select the good parameters register address, and then write the data into the R2 register.

625

![](_page_41_Picture_248.jpeg)

626 627 The user can also write into consecutive parameters register addresses: rather to write the parameters into the R2 register, he has to write successively into the R3 register.

628

![](_page_41_Picture_249.jpeg)

![](_page_41_Picture_250.jpeg)

![](_page_41_Picture_251.jpeg)

629

<span id="page-41-0"></span>630 1.4.3. Output E-links

![](_page_42_Picture_0.jpeg)

Page 43 of 58

632 633 The output differential links are composed of a serializer and a driver compatible with the LpGBT protocol (CLPS). The serializer converts parallel 32 bits words at 40 MHz to a serial train of bits send out at 1280 MHz.

634 635 New serializers without ReSyncLoad wrt HGCROCv2. ReSyncLoad will be removed and the SerDes will be autonomous. The internal logics will be partially triplicated.

- 636
- 637
- 638

 $C$ lk 640 Doutl i Doutl  $\overline{0}$  $\mathbf{0}$ D  $C$  lk  $640$ Dout Dout2 i Dout2  $\mathbf{1}$  $\overline{Q}$ D  $C$  lk 640

639

640 In the table below, the electrical specifications of the driver are given.

641

![](_page_42_Picture_386.jpeg)

642 The termination load resistor must be placed outside the chip.

643 644 The register 5 of the "TOP" I2C sub-address allows to configure the current and the pre-emphasis of the driver.

![](_page_42_Picture_387.jpeg)

![](_page_43_Picture_0.jpeg)

**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 44 of 58

![](_page_43_Picture_316.jpeg)

645

### <span id="page-43-0"></span>646 *1.5. Ancillary blocks*

- <span id="page-43-1"></span>647 1.5.1. PLL and clocks distribution
- 648 The main specifications of the PLL are described in the following table:

649

![](_page_43_Picture_317.jpeg)

650

651 652 653 654 655 The chip only receives the Fast-Command link made of the 320 MHz fast command and the 320 MHz clock. The FastCommand block decodes the fast command and the 40 MHz clock in phase with the LHC. This 40 MHz clock is used for the I2C block, all the FSMs, the counters, the two RAMs, the wr/rd pointers and is the PLL reference clock. Only the hard reset ReHb allows to stop or re-start this clock by resetting the FastCommand block.

![](_page_43_Figure_14.jpeg)

![](_page_44_Picture_0.jpeg)

**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 45 of 58

# 658

- 659 660 661 The PLL takes as reference clock the 40 MHz clock provided by the FastCommand block. The PLL can only be reset by the hard reset ReHb. The PLL generates three clocks: clk\_40M\_pll, clk\_160M\_pll, clk\_640M\_pll.
	- Clk\_40M\_pll: this clock comes in a Phase Shift block to achieve the ADCs clock
	- Clk\_160M\_pll: this clock comes in a Phase Shift block to achieve the TDCs clock.
	- Clk 640M pll: this clock comes in the SerDes of the E-links.

#### 665 The clock distribution is described in the figure below (HGCROCv2 diagram also valid for V3?)

666

662 663 664

![](_page_44_Figure_11.jpeg)

- 668 The shaper signal needs to be sampled to its maximum in order to optimize the signal-to-noise ratio; to do
- 669 that the phase of the 40MHz sampling clock needs to be adjustable. The phase is adjusted by steps of  $\sim$  1.5
- 670 ns (640 MHz period).
- 671 Some parameters, described in the "TOP" sub-address section, allow to configure the PLL.
- <span id="page-44-0"></span>672 1.5.2. Bandgap and voltage references
- 673 See the document **datasheet\_BGP\_130nm.pdf** for detailed information about the bandgap.
- 674 Typically, the bandgap provides an output voltage of around 280 mV. We need to multiply this value to get a
- 675 usable voltage reference around 1 V. From the bandgap voltage, a Vbg-based current is provided as well.

![](_page_45_Figure_0.jpeg)

![](_page_45_Figure_1.jpeg)

677 678 679 The Vbg<sub>1V</sub> is used to generate the upper reference voltage of the Calibration 11b-DAC, the reference voltage of the ADCs, ref. voltage for the TDCs, bias and to keep the TOT insensitive to the power supply variations. The ref i reference current is used to generate the offset and the steps of the 10b-DACs.

680 Four global 10 bits DACs provide voltage references for the analog part: the two discriminator thresholds,

681 the inverted and non-inverted references for the shaper. As the circuit is symmetrical, there are two

682 bandgaps and two sets of voltage references with DACs for the two right and left sub-parts.

683 684 685 The voltage references are fabricated from the bandgap (ref\_i), the 10b DAC and the preamplifier output of a common mode channel (channels CM<1> and CM<3> ) so that the chip is not sensitive to the temperature (see Design Review report for more detailed information).

686 687 688 Note that since the reference voltages are made from the preamplifier output of CM<1> and CM<3>, these two channels are requested to be ON (the channel\_off parameters cannot be set to 1 for instance for these channels).

#### <span id="page-45-0"></span>689 1.5.3. Calibration circuit

690 691 692 693 694 695 696 697 The following scheme shows the circuitry of the HGCROC-v3 calibration DAC. It is now a 12-bits DAC, the offset caused by the current flowing through the bandgap and the reference voltage buffers is removed by connecting the calibration DAC ground to the preamplifier grounding. Moreover, another source of offset is the gate leakage current of the switches (HighRange and LowRange) into each channels. Measurements on HGCROC-v2 show 7nA + 1.5nA\*N<sub>CH\_ON</sub>, with N<sub>CH\_ON</sub> the number of enabled injection capacitances. This would introduce an offset of 1.2 fC for  $N = 1$ , 10fC for  $N = 40$ , it is the reason why we also reduce the size of the LowRange switches (by a factor 5) in order to hopefully keep the offset lower than 1fC for N=1, 2fC for N=40.

698

699 700 701 702 Assuming the 12b-DAC provides a voltage up to around 1 V (the bandgap value), the user may set 0.5pF or/and 8pF injection capacitances in the chosen channels, to study the  $0-0.5$  pC range, the  $0-8$  pC range or, by setting the both capacitances, the  $0 - 8.5$  pC range. To correctly calibrate the ADC/TOT behavior, it is important to have an overlap between the available charge ranges.

703 704 The ctest node comes from an external pad and allows the user both to use an external pulser rather than the calibration DAC and also to calibrate the calibration 12b-DAC.

![](_page_46_Picture_0.jpeg)

Page 47 of 58

![](_page_46_Figure_4.jpeg)

### 706

707 708 709 710 In HGCROC-v2, the 11-bit DAC had a ~30 mV offset when setting 0. The offset is relatively stable with temperature and irradiation. It was traced to a 1 Ω resistor in gnd dac in which ~30 mA current is flowing to feed all the reference buffers. This resistance is lowered by M6-M7 connection and the calibration DAC is referred to gnd pa rather than gnd dac.

- 711 712 The following figure shows the HGCROC-V2 grounding scheme of the calibration DAC.
	- Grounding scheme vias vias vias vias **Missing** vias vias **Missing** vias Vissing Missing Missing Missing Missing M7  $\sim 1\Omega$ M<sub>6</sub>  $M<sub>5</sub>$  $M<sub>4</sub>$  $M<sub>1</sub>$ Calib 11b-DAC 10h-DAC Bandgap  $\sim$  30 mA
- 713 Finally, modifications to remove the calib\_dac offset
	- The calibration DAC is 12-bit R2R instead of 11 bits.
	- The ground is connected to gnd\_pa instead of gnd\_dac.
	- The strobe switch is connected to gnd\_pa instead of vss.
		- The output switch is removed to reduce gate leakage.
		- The switch to the in\_ctest pad is reduced as it is used only for monitoring; Ctest goes now to the probe\_DC\_V through an analog multiplexer together with the others DACs.
	- All the LowRange switches are reduced by a factor 5 to reduce the gate leakage and so the offset.

### <span id="page-46-0"></span>722 1.5.3.1. Strobe pulse length

723 724 The calib fast command lasts 1 clock cycle but the strobe pulse lasts more than 10-12 clock cycles to not inject the opposite charge in BX+1. A counter (6 or 7 bits at 320MHz) is implemented to achieve this. The

- 725 phase of the strobe pulse w.r.t. 40MHz clock will be adjustable by delay of 1.56 ns (640 MHz).
- 726 A CalExt fast command sends a strobe to a pin.

![](_page_47_Picture_0.jpeg)

Page 48 of 58

#### 727 A CalInt fast command sends a strobe to the internal CalibDAC.

728

#### 729 1.5.4. Monitoring

730

<span id="page-47-0"></span>![](_page_47_Figure_9.jpeg)

731 732 The internal DACs outputs (calibration, reference voltages and Current DAC) will be multiplexed as described in the figure above. The signals will be sent to the ADC of the SCA chip.

![](_page_48_Picture_0.jpeg)

Page 49 of 58

### 734

## <span id="page-48-0"></span>**2. Packaging, I/Os and powering scheme**

735 736 The chip pinout has been defined by the hexaboard constraints [Tommaso et al.] and the BGA package that

will be used to house the chips, as shown in figure below.

737

738

![](_page_48_Figure_10.jpeg)

740 741 The two figures below show the left view and the right view of the die. Can be noticed the common column 25 in both figures.

![](_page_49_Picture_0.jpeg)

REFERENCE EDMS NO. REV. VALIDITY **CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 50 of 58

### TO BE UPDATE FOR ROC3

742

743

744

![](_page_49_Figure_8.jpeg)

745

746 The figure below shows the top view of the BGA map as can be seen on the board.

![](_page_50_Picture_0.jpeg)

Page 51 of 58

747

![](_page_50_Picture_138.jpeg)

# <sup>748</sup> *2.1. I/Os list*

<span id="page-50-0"></span>![](_page_50_Picture_139.jpeg)

![](_page_51_Picture_0.jpeg)

Page 52 of 58

![](_page_51_Picture_559.jpeg)

749

750 751 (\*\*) Error B. Error signal flagging a SEU event in the I2C register parameters. The implementation has to be defined.

752 (\*\*\*) SiPM calibration. Only for the SiPM version of the chip.

753 The PLL locked signal will be accessible through a direct addressing I2C register.

754

![](_page_51_Picture_560.jpeg)

755

756

## <span id="page-51-0"></span>*2.2. Pin List*

![](_page_51_Picture_561.jpeg)

![](_page_52_Picture_0.jpeg)

Page 53 of 58

![](_page_52_Picture_554.jpeg)

![](_page_53_Picture_0.jpeg)

Page 54 of 58

![](_page_53_Picture_530.jpeg)

![](_page_54_Picture_0.jpeg)

Page 55 of 58

![](_page_54_Picture_501.jpeg)

![](_page_55_Picture_0.jpeg)

Page 56 of 58

![](_page_55_Picture_549.jpeg)

758

759

### 760

### <span id="page-55-0"></span>**3. ASIC parameters**

761 762 763 As described in section **1.4.2 I2C,** the I2C circuit has 8 internal registers; the four first are dedicated to write/read the slow-control parameters. Registers 4, 5 and 6 are direct access registers and the register 7 is a status register in read-only mode.

764 In the tables below, the content of the direct access registers is described.

![](_page_56_Picture_0.jpeg)

Page 57 of 58

![](_page_56_Picture_480.jpeg)

![](_page_56_Picture_481.jpeg)

![](_page_56_Picture_482.jpeg)

![](_page_56_Picture_483.jpeg)

### <span id="page-56-0"></span> *3.1. I2C Addressing*

 The four first I2C registers, R0-3, allow to define the address and the data to write or read into the internal 8 bits registers distributed into the chip sub-parts. R0 and R1 define the address of internal 8 bits registers. R2

![](_page_57_Picture_0.jpeg)

**CMS-CE-ES-0004 2133542 1. 5 DRAFT** 

Page 58 of 58

- 772 773 774 775 776 777 778 779 780 defines the data to write into the chosen internal 8 bits register. R3 allows the user to access successive register address. The chip, from I2C protocol point of view, is divided in sub-blocks containing maximum 32 registers each. In consequence, the address in 16 bits (given in R0 and R1) is composed of two sub-address: The 11 MSB bits code the address of the sub-block The 5 LSB bits code the address of the register of the sub-block The table below gives the address, the name and a short description of all the sub-blocks.
	- **4. Measurements of v2 for inputs for HGCROCv3 specifications**

## <span id="page-57-1"></span><span id="page-57-0"></span>*4.1. Power consumption: RUN mode vs. SLEEP mode*

- 782 783 For the SLEEP mode, Preamplifier, shapers, discriminators are switched off, StartUp Ok = 0 (no writing in RAM1)
- 784 For the RUN mode, all the chip is ON.
- 785 The power consumption decreases by 60%.
- 786 787

781

## <span id="page-57-2"></span>*4.2. Power consumption: HD vs. LD*

- 788 For the LD hexaboard, we would like to turn off channels 8, 17, 26, 35, 44, 53, 62, 71.
- 789 790 If we use channel\_off enabled (preamp input tied to ground) and ADC, TDC and AlignBuffer masked, the power consumption decreases by 3%.